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Abstract—Clock distribution networks of synchronized 
oscillators are an alternative approach to classical tree-like clock 
distribution methods. Each node of the network may consist of a 
phase-locked loop (PLL) trying to match the phase of its 
neighbors. Then a network of independent oscillators takes the 
place of the centralized clock source, providing separate clock 
signals to the physically distant parts of the system. In the 
discrete case, the digital filter is necessarily operated 
asynchronously: each operation is triggered by a rising edge of 
the locally-generated clock, the frequency and phase of which 
vary as the whole system tries to synchronize. The locking 
behavior, the synchronous state and the stability conditions of 
such a system are analyzed. Similarly, the synchronization of an 
autonomous network of two self-sampled PLLs is studied. 
Surprisingly, its analysis is much simpler than that of the single 
PLL. 
I. INTRODUCTION
Large scale synchronous systems-on-chip (SoCs) require 
reliable clock distribution systems to guarantee correct 
temporal order in the information processing. Traditionally, 
two topologies of clock distribution are used (H-tree or clock 
grid) to distribute the output of a central reference oscillator 
[1]. To circumvent the difficulties associated with these 
conventional techniques (constraints of symmetry and design), 
an alternative approach consists in dividing the SoC into 
several isochronous zones, each with its own reference 
oscillator, and letting each zone share some information with 
its neighbors so that a form of consensus (synchronization) is 
reached. This may be achieved by inserting in each zone a 
phase-locked loop (PLL) in order to cancel out the phase error 
between the local clock and the neighboring ones. This 
concept of distributed synchronous clocking was introduced in 
1995 by Pratt and Nguyen [1], an implementation of which 
was proposed by Gutnik and Chandrakasan in 2000 [2]. 
However, this architecture had little success with designers of 
digital circuits, probably because it was based on analog 
techniques. The HODISS project, funded by the ANR ARFU 
program, aims at pursuing the seminal work of [1] and [2] into 
the digital domain, in order to benefit from the noise-
immunity and the greater flexibility of digital components. 
In this paper, the behavior of an all digital PLL (ADPLL) 
[3] which constitutes the basic building block of our PLL 
network is investigated in terms of convergence to a desired 
synchronized state. To maximize the autonomy of the system 
and thus avoid the use of an external clock, the loop filter of 
the PLL is driven by the rising edges of the output of its own 
digitally controlled oscillator (DCO). We show in section II 
that this “self-sampled” PLL can be modeled as a discrete 
autonomous piecewise-linear system and investigate its 
synchronized state by analytical and numerical means. In 
section III, an autonomous (without an absolute reference 
clock) network of two such PLLs is analyzed. The case when 
there is an absolute reference can be treated as an extension of 
the previous case. It is remarkable that, for such a network, the 
synchronized state and the locking behavior of the system are 
much simpler to establish than for the single PLL case. 
II. ANALYSIS OF A SELF-SAMPLED PLL 
A simple self-sampled PLL is represented in Fig. 1. It is 
composed of a digital phase detector (DPD), a proportional 
integral (PI) filter and a DCO. The PI filter is driven by the 
rising edges of the DCO output. The DPD is linear and outputs 
the (non-dimensionalized) time difference between a rising 
edge of the local clock and a rising edge of the reference 
clock, in much the same way as flip-flops comparators in [7]. 
Supposing that the frequency of the DCO is not far from that 
of the external clock, the self-sampled PLL can be described 
by the model of section II-A. 
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DCO DPD 
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Figure 1. Block-diagram of a self-sampled PLL. 
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Figure 2. Error signal eri and rising edges of the reference clock tr and local 
clock ti.
Let [ ]nti  (respectively [ ]ntr ) be the thn  rising edge of the 
DCO output (respectively of the reference clock). These 
quantities are governed by the linearized equations:  
 [ ] [ ] rrr Tntnt +=+1 , [ ] [ ] [ ]nVTntnt ciii ++=+1  (1) 
where rT  is the period of the reference clock, cV  the control 
voltage of the DCO and iT  is the central period of the DCO. 
Since the PI filter is driven by the rising edges of the local 
clock, it cannot read [ ] [ ] [ ]ntntne irri −= , the thn  value of the 
time difference output by the DPD, if the reference clock lags 
behind the local clock (because [ ]ntr  is not known yet), 
(Fig.2). Instead, another value is read, some obvious choices 
being [ ]1−neri , 0 or a prediction of [ ]neri  based on previous 
observations. All these choices lead to qualitatively similar 
problems; in the present paper, for the sake of brevity, only the 
first choice is investigated. Hence cV  is governed by: 
 [ ] [ ] [ ] [ ]11 21 −⋅+⋅+−= neKnKnVnV ricc ε ,  (2) 
where [ ] [ ] [ ][ ]??
?
−
≤
=
otherwise1
0if
ne
nene
n
ri
ririε . (3) 
Note that the value of [ ]nε  could also be propagated in the 
filter so that [ ]nVc  would be expressed as a function of [ ]nε
and [ ]1−nε  rather than [ ]nε  and [ ]1−neri . Once again, these 
two choices lead to qualitatively similar problems. From (1-3), 
the system can be shown to switch between lagS :
 [ ] [ ] [ ] 01)1()2(1 21 =−++−−+ neKneKne ririri , (4) 
if [ ] 0≤neri  and leadS :
 [ ] [ ] [ ] 01)1(21 21 =−+++−+ neKKnene ririri ,  (5) 
if [ ] 0>neri . Thus, the self-sampled PLL behaves as an 
autonomous 2nd-order piecewise-linear switched system [4]. 
Depending on the values of 1K  and 2K , this system may be 
globally stable and converge to a synchronized state. This is 
studied in sub-section B.  
B. Convergence and locking behavior analysis 
The convergence and the global locking behaviour of the 
self-sampled PLL depend on the roots of the characteristic 
polynomials of (4) and (5). First, it should be noticed that leadS
is always unstable. If its roots are real, at least one of them is 
positive and larger than 1 in magnitude. Thus, depending on 
the initial conditions, the solution of (5) may be monotonically 
increasing, leading to a globally unstable self-sampled PLL. A 
necessary condition for global convergence is then:  
 021 >+ KK . (6)  
If (6) is satisfied, leadS  has two complex conjugate roots. 
Because of the oscillatory nature of the solution of (5), there 
always exists n  so that [ ] 0≤neri  and the self-sampled PLL 
switches to lagS . Two cases must now be considered. If lagS
has real roots, convergence is ensured if they are positive and 
smaller than 1 (because the solution of (4) then decreases 
exponentially without ever crossing back to leadS ). This 
translates into the following conditions:  
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The first inequality is the condition that must be satisfied for 
lagS  to have real roots. The condition on the modulus of these 
roots translates into the other two inequalities. Equations (6) 
and (7) define the grey striped area in Fig. 3. There is no 
simple way to determine the convergence of the PLL when the 
roots of lagS  are real but one of them is negative and one 
should then turn to the techniques described in [4-5] in that 
case. Now, if lagS  has complex conjugate roots, i.e. if  
 0)(4 21
2
1 <+− KKK   (8) 
is satisfied, the self-sampled PLL keeps switching from lagS  to 
leadS  and back again. The conditions under which such a 
system is globally stable are notoriously difficult to determine. 
For a given couple { }21, KK , one may demonstrate stability by 
constructing a piecewise-continuous Lyapunov function [4-5]. 
The problem of synthesis, in which we try to determine all 
{ }21, KK  couples which ensure convergence and stability, is 
much more complex. Intuitively, a necessary condition for 
global convergence is that the positive damping of lagS  should 
exceed the negative damping of leadS . Two approaches may be 
used to translate this intuition into mathematical terms.  
First of all, one may recast (4) and (5) into one equation:  
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and one may consider the self-sampled PLL as a perturbation 
of a linear averaged system avgS :
 [ ] [ ] [ ] 01)
2
1()
2
2(1 211 =−+++−−+ neK
KneKne ririri . (10)
It would then be reasonable to assume that a sufficient 
condition for the global convergence of the self-sampled PLL 
is that avgS  should be convergent. This results in the following 
condition on 1K  and 2K :
 02 21 <+ KK . (11) 
Another approach that may be used is to assume that 1K
and 2K  are small. The roots of lagS  and leadS  are then close to 
the unit circle and it is rational to transform the two systems to 
continuous time (using impulse invariance, for example). 
Supposing the initial state of the continuous system is:  
 0)0( =e , ( ) 00 0 >= Ee ?? ,  (12) 
it is then very simple to determine the times nt  when the zero-
crossings of )(te  occur. The successive values of )( 2nte?  are a 
geometric sequence: a sufficient condition for the convergence 
of the transformed system is that ( ) 02 Ete ?? < . The calculations 
are straightforward and, in the limit of small 1K  and 2K , the 
condition for the convergence of the continuous system is 
found to boil down to (11).  
Simulations of the self-sampled PLL are performed 
(Fig.3). For every couple { }21, KK , we note if the PLL 
synchronizes or not. The simulations show that, for small 
values of 1K  and 2K , (11) is a condition for convergence, as 
predicted. For moderate values of 1K  and 2K , the frontier 
defined by (11) is more or less respected. Furthermore, we 
remark that there are values of 1K  and 2K  for which lagS  has 
at least one negative real pole and for which synchronization 
occurs. The rigorous determination of the convergence domain 
of the self-sampled PLL is still an open problem. In the next 
section, we show that the convergence domain of an 
autonomous network of two self-sampled PLLs is, much 
simpler to determine. 
Figure 3. Convergence domain of a self-sampled PLL. The shaded area 
corresponds to values of filter coefficients for which simulations show that 
the PLL synchronizes. 
III. SYNCHRONISATION OF A NETWORK OF TWO PLLS
PI Filter 
(K1, K2)
DCO DPD 
Vc1
PI Filter 
(K1, K2)
DCO DPD 
Vc2
t1
t2
Figure 4. Autonomous network of two self-sampled PLLs 
Let us now consider a very simple network of two PLLs, 
as depicted in Fig. 4. The filters are assumed to be identical, 
with coefficients 1K  and 2K . The same notations as in the 
previous section are used: 1t  and 2t  denote the moments when 
rising edges occur, 1cV  and 2cV  are the control voltages of the 
DCOs and 1T  and 2T  are their central periods:  
 [ ] [ ] [ ] { }2,1,1 ∈++=+ knVTntnt ckkkk  (13) 
It is clear that the phase differences satisfy: [ ] [ ]nene 1221 −=
From (13) and (2), it is then simple to establish that:  
 [ ] [ ] [ ] [ ] [ ] [ ]neKnnKnenene 122211121212 2)(121 −−=−+−+ εε ,  (14) 
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From (15), it follows that:  [ ] [ ] [ ] [ ]1121221 −−−=− nenenn εε
and (14) reduces to:  
 [ ] [ ] [ ] 01)21()2(1 122112112 =−+++−−+ neKKneKne .  (16) 
Thus, the network of 2 PLLs behaves as an autonomous linear 
system netS . Its convergence is guaranteed provided its roots 
are inside the unit circle. netS  has real roots if 
 0)(8 21
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1 >+− KKK  (17) 
and they are stable provided:  
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If the roots are a complex conjugate pair, they are stable if:  
 02 21 <+ KK .  (19) 
The corresponding areas are represented in Fig. 5. Thus, 
provided 1K  and 2K  are chosen inside the grey area in Fig. 5, 
the PLLs synchronize fully, in phase and in frequency. 
Figure 5. Convergence domain of an autonomous network of 2 self-
sampled PLLs. The shaded area corresponds to values of filter coefficients 
for which the PLLs synchronize. 
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Figure 6. Synchronisation of an autonomous network of two PLLs. Phase 
error eji[n] (left) and period ti[n]-ti[n-1] (right). 
Note that because of the presence of an integrator in the 
PLL, the final synchronization period of the autonomous PLL 
network is not equal to the average period (T1+T2)/2 of the 
two PLLs but depends on the initial conditions of the system 
(Fig.6). 
IV. CONCLUSION
The basic building block of an active clock distribution 
network based on ADPLLs was described in this paper. In 
spite of its apparent simplicity, the behavior of such a system 
is quite complex to analyze and some questions remain open 
as the rigorous determination of the entire synchronization 
domain of the system. It was shown that a self-sampled PLL 
behaves as a piecewise linear system and sufficient conditions 
for the convergence of this system were derived and verified 
with simulations, with good agreement. A more thorough 
investigation of the convergence issues, using piecewise 
quadratic Lyapunov functions, is in progress. Finally, it should 
be noted that the self-sampled PLL may also be designed so 
that the instantaneous phase error [ ]nε  is set to 0 instead of 
[ ]1−neri  when [ ]neri  is positive. More generally, since it is 
always possible to know if a clock is ahead or behind another, 
one might consider replacing the phase error missing by the 
prediction of this error, based on measurements of the 
previous edges. One can thus expect a convergence of the self-
sampled PLL in the stability domain of a "standard" digital 
PLL and to their similar behaviour around an operating point. 
The simple case of an autonomous network of two self-
sampled PLLs was also treated. It was shown that the 
dynamics of such a network are much simpler to analyze than 
those of a single PLL. The analysis of the network can be 
reduced to that of a linear system. Necessary and sufficient 
conditions of convergence were established for this network.  
The extension of this work to networks of arbitrary 
dimensions is the subject of ongoing work.  
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